Journal article 865 views 178 downloads
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications
Semiconductor Science and Technology, Volume: 36, Issue: 5, Start page: 055006
Swansea University Author: Mike Jennings
-
PDF | Version of Record
© 2021 The Author(s). Released under the terms of the Creative Commons Attribution 4.0 license
Download (1.76MB)
DOI (Published version): 10.1088/1361-6641/abefa1
Abstract
This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm w...
Published in: | Semiconductor Science and Technology |
---|---|
ISSN: | 0268-1242 1361-6641 |
Published: |
IOP Publishing
2021
|
Online Access: |
Check full text
|
URI: | https://cronfa.swan.ac.uk/Record/cronfa56858 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
first_indexed |
2021-05-13T08:50:23Z |
---|---|
last_indexed |
2023-01-11T14:36:21Z |
id |
cronfa56858 |
recordtype |
SURis |
fullrecord |
<?xml version="1.0"?><rfc1807><datestamp>2022-07-13T14:19:23.7491887</datestamp><bib-version>v2</bib-version><id>56858</id><entry>2021-05-13</entry><title>Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications</title><swanseaauthors><author><sid>e0ba5d7ece08cd70c9f8f8683996454a</sid><ORCID>0000-0003-3270-0805</ORCID><firstname>Mike</firstname><surname>Jennings</surname><name>Mike Jennings</name><active>true</active><ethesisStudent>false</ethesisStudent></author></swanseaauthors><date>2021-05-13</date><deptcode>EEEG</deptcode><abstract>This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm width and 450 nm depth) with a density of 1.09 × 105 cm−2 which had formed during material growth. On wider scan areas, the formation of these were seen to be caused by step bunching, revealing the need for further epitaxial process improvement. X-ray diffraction showed good average crystalline qualities with a full width of half-maximum of 160 arcseconds for the 3C-SiC (002) being lower than for the 3C-on-Si material (210 arcseconds). The analysis of C–V curves then revealed similar interface-trapped charge levels for freestanding 3C-SiC, 3C-SiC on Si and 4H-SiC, with forming gas post-deposition annealed freestanding 3C-SiC devices showing DIT levels of 3.3 × 1011 cm−2 eV−1 at EC−ET = 0.2 eV. The homo-epitaxially grown 3C-SiC material's suitability for MOS applications could also be confirmed by leakage current measurements.</abstract><type>Journal Article</type><journal>Semiconductor Science and Technology</journal><volume>36</volume><journalNumber>5</journalNumber><paginationStart>055006</paginationStart><paginationEnd/><publisher>IOP Publishing</publisher><placeOfPublication/><isbnPrint/><isbnElectronic/><issnPrint>0268-1242</issnPrint><issnElectronic>1361-6641</issnElectronic><keywords>3C-SiC, homo-epitaxial growth, CVD, AFM, XRD, MOSCAP, DIT, leakage</keywords><publishedDay>1</publishedDay><publishedMonth>5</publishedMonth><publishedYear>2021</publishedYear><publishedDate>2021-05-01</publishedDate><doi>10.1088/1361-6641/abefa1</doi><url/><notes/><college>COLLEGE NANME</college><department>Electronic and Electrical Engineering</department><CollegeCode>COLLEGE CODE</CollegeCode><DepartmentCode>EEEG</DepartmentCode><institution>Swansea University</institution><apcterm>SU Library paid the OA fee (TA Institutional Deal)</apcterm><funders>EPSRC project EP/P017363/1 and the CHALLENGE project (HORIZON 2020-NMBP-720827). The CHALLENGE project is a research and innovation action funded by the European Union's Horizon 2020 program.</funders><lastEdited>2022-07-13T14:19:23.7491887</lastEdited><Created>2021-05-13T09:48:26.6183109</Created><path><level id="1">Faculty of Science and Engineering</level><level id="2">School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering</level></path><authors><author><firstname>A B</firstname><surname>Renz</surname><order>1</order></author><author><firstname>F</firstname><surname>Li</surname><order>2</order></author><author><firstname>O J</firstname><surname>Vavasour</surname><order>3</order></author><author><firstname>P M</firstname><surname>Gammon</surname><order>4</order></author><author><firstname>T</firstname><surname>Dai</surname><order>5</order></author><author><firstname>G W C</firstname><surname>Baker</surname><order>6</order></author><author><firstname>F La</firstname><surname>Via</surname><order>7</order></author><author><firstname>M</firstname><surname>Zielinski</surname><order>8</order></author><author><firstname>L</firstname><surname>Zhang</surname><order>9</order></author><author><firstname>N E</firstname><surname>Grant</surname><order>10</order></author><author><firstname>J D</firstname><surname>Murphy</surname><order>11</order></author><author><firstname>P A</firstname><surname>Mawby</surname><order>12</order></author><author><firstname>Mike</firstname><surname>Jennings</surname><orcid>0000-0003-3270-0805</orcid><order>13</order></author><author><firstname>V A</firstname><surname>Shah</surname><order>14</order></author></authors><documents><document><filename>56858__19861__ca795044d88246cc9103ec5e3810b979.pdf</filename><originalFilename>56858.pdf</originalFilename><uploaded>2021-05-13T09:49:41.6933879</uploaded><type>Output</type><contentLength>1840936</contentLength><contentType>application/pdf</contentType><version>Version of Record</version><cronfaStatus>true</cronfaStatus><documentNotes>© 2021 The Author(s). Released under the terms of the Creative Commons Attribution 4.0 license</documentNotes><copyrightCorrect>true</copyrightCorrect><language>eng</language><licence>http://creativecommons.org/licenses/by/4.0/</licence></document></documents><OutputDurs/></rfc1807> |
spelling |
2022-07-13T14:19:23.7491887 v2 56858 2021-05-13 Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications e0ba5d7ece08cd70c9f8f8683996454a 0000-0003-3270-0805 Mike Jennings Mike Jennings true false 2021-05-13 EEEG This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm width and 450 nm depth) with a density of 1.09 × 105 cm−2 which had formed during material growth. On wider scan areas, the formation of these were seen to be caused by step bunching, revealing the need for further epitaxial process improvement. X-ray diffraction showed good average crystalline qualities with a full width of half-maximum of 160 arcseconds for the 3C-SiC (002) being lower than for the 3C-on-Si material (210 arcseconds). The analysis of C–V curves then revealed similar interface-trapped charge levels for freestanding 3C-SiC, 3C-SiC on Si and 4H-SiC, with forming gas post-deposition annealed freestanding 3C-SiC devices showing DIT levels of 3.3 × 1011 cm−2 eV−1 at EC−ET = 0.2 eV. The homo-epitaxially grown 3C-SiC material's suitability for MOS applications could also be confirmed by leakage current measurements. Journal Article Semiconductor Science and Technology 36 5 055006 IOP Publishing 0268-1242 1361-6641 3C-SiC, homo-epitaxial growth, CVD, AFM, XRD, MOSCAP, DIT, leakage 1 5 2021 2021-05-01 10.1088/1361-6641/abefa1 COLLEGE NANME Electronic and Electrical Engineering COLLEGE CODE EEEG Swansea University SU Library paid the OA fee (TA Institutional Deal) EPSRC project EP/P017363/1 and the CHALLENGE project (HORIZON 2020-NMBP-720827). The CHALLENGE project is a research and innovation action funded by the European Union's Horizon 2020 program. 2022-07-13T14:19:23.7491887 2021-05-13T09:48:26.6183109 Faculty of Science and Engineering School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering A B Renz 1 F Li 2 O J Vavasour 3 P M Gammon 4 T Dai 5 G W C Baker 6 F La Via 7 M Zielinski 8 L Zhang 9 N E Grant 10 J D Murphy 11 P A Mawby 12 Mike Jennings 0000-0003-3270-0805 13 V A Shah 14 56858__19861__ca795044d88246cc9103ec5e3810b979.pdf 56858.pdf 2021-05-13T09:49:41.6933879 Output 1840936 application/pdf Version of Record true © 2021 The Author(s). Released under the terms of the Creative Commons Attribution 4.0 license true eng http://creativecommons.org/licenses/by/4.0/ |
title |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
spellingShingle |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications Mike Jennings |
title_short |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
title_full |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
title_fullStr |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
title_full_unstemmed |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
title_sort |
Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications |
author_id_str_mv |
e0ba5d7ece08cd70c9f8f8683996454a |
author_id_fullname_str_mv |
e0ba5d7ece08cd70c9f8f8683996454a_***_Mike Jennings |
author |
Mike Jennings |
author2 |
A B Renz F Li O J Vavasour P M Gammon T Dai G W C Baker F La Via M Zielinski L Zhang N E Grant J D Murphy P A Mawby Mike Jennings V A Shah |
format |
Journal article |
container_title |
Semiconductor Science and Technology |
container_volume |
36 |
container_issue |
5 |
container_start_page |
055006 |
publishDate |
2021 |
institution |
Swansea University |
issn |
0268-1242 1361-6641 |
doi_str_mv |
10.1088/1361-6641/abefa1 |
publisher |
IOP Publishing |
college_str |
Faculty of Science and Engineering |
hierarchytype |
|
hierarchy_top_id |
facultyofscienceandengineering |
hierarchy_top_title |
Faculty of Science and Engineering |
hierarchy_parent_id |
facultyofscienceandengineering |
hierarchy_parent_title |
Faculty of Science and Engineering |
department_str |
School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering{{{_:::_}}}Faculty of Science and Engineering{{{_:::_}}}School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering |
document_store_str |
1 |
active_str |
0 |
description |
This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm width and 450 nm depth) with a density of 1.09 × 105 cm−2 which had formed during material growth. On wider scan areas, the formation of these were seen to be caused by step bunching, revealing the need for further epitaxial process improvement. X-ray diffraction showed good average crystalline qualities with a full width of half-maximum of 160 arcseconds for the 3C-SiC (002) being lower than for the 3C-on-Si material (210 arcseconds). The analysis of C–V curves then revealed similar interface-trapped charge levels for freestanding 3C-SiC, 3C-SiC on Si and 4H-SiC, with forming gas post-deposition annealed freestanding 3C-SiC devices showing DIT levels of 3.3 × 1011 cm−2 eV−1 at EC−ET = 0.2 eV. The homo-epitaxially grown 3C-SiC material's suitability for MOS applications could also be confirmed by leakage current measurements. |
published_date |
2021-05-01T04:12:08Z |
_version_ |
1763753830225281024 |
score |
11.037581 |