No Cover Image

Conference Paper/Proceeding/Abstract 1361 views 468 downloads

Injecting FPGA Configuration Faults in Parallel

Shane Fleming, David Thomas

2018 International Conference on Field-Programmable Technology (FPT), Pages: 198 - 205

Swansea University Author: Shane Fleming

DOI (Published version): 10.1109/fpt.2018.00037

Abstract

When using SRAM-based FPGA devices in safety critical applications testing against bitflips in the device configuration memory is essential. Often such tests are achieved by corrupting configuration memory bits of a running device, but this has many scalability, reliability, and flexibility challeng...

Full description

Published in: 2018 International Conference on Field-Programmable Technology (FPT)
ISBN: 978-1-7281-0215-3 978-1-7281-0214-6
Published: IEEE 2019
URI: https://cronfa.swan.ac.uk/Record/cronfa57991
first_indexed 2021-09-20T19:53:44Z
last_indexed 2025-07-11T04:20:40Z
id cronfa57991
recordtype SURis
fullrecord <?xml version="1.0"?><rfc1807><datestamp>2025-07-10T14:58:00.0385837</datestamp><bib-version>v2</bib-version><id>57991</id><entry>2021-09-20</entry><title>Injecting FPGA Configuration Faults in Parallel</title><swanseaauthors><author><sid>fe23ad3ebacc194b4f4c480fdde55b95</sid><firstname>Shane</firstname><surname>Fleming</surname><name>Shane Fleming</name><active>true</active><ethesisStudent>false</ethesisStudent></author></swanseaauthors><date>2021-09-20</date><deptcode>MACS</deptcode><abstract>When using SRAM-based FPGA devices in safety critical applications testing against bitflips in the device configuration memory is essential. Often such tests are achieved by corrupting configuration memory bits of a running device, but this has many scalability, reliability, and flexibility challenges. In this paper, we present a framework and a concrete implementation of a parallel fault injection cluster that addresses these challenges. Scalability is addressed by using multiple identical FPGA devices, each testing a different region in parallel. Reliability is addressed by using reconfigurable system-on-chip devices, that are isolated from each other. Flexibility is addressed by using a pending commit structure, that continually checkpoints the overall experiment and allows elastic scaling. We test and showcase our approach by exhaustively flipping every bit in the configuration memory of the CHStone benchmark suite and a VivadoHLS generated k-means clustering image processing application. Our results show that: linear scaling is possible as the number of devices increases; the majority of error inducing bitflips in the k-means application do not significantly impact the output; and that the Xilinx Essential bits tool may miss some bits that can induce errors.</abstract><type>Conference Paper/Proceeding/Abstract</type><journal>2018 International Conference on Field-Programmable Technology (FPT)</journal><volume/><journalNumber/><paginationStart>198</paginationStart><paginationEnd>205</paginationEnd><publisher>IEEE</publisher><placeOfPublication/><isbnPrint>978-1-7281-0215-3</isbnPrint><isbnElectronic>978-1-7281-0214-6</isbnElectronic><issnPrint/><issnElectronic/><keywords>Circuit faults, Field programmable gate arrays, Scalability, Reliability, Benchmark testing, Performance evaluation</keywords><publishedDay>20</publishedDay><publishedMonth>6</publishedMonth><publishedYear>2019</publishedYear><publishedDate>2019-06-20</publishedDate><doi>10.1109/fpt.2018.00037</doi><url/><notes/><college>COLLEGE NANME</college><department>Mathematics and Computer Science School</department><CollegeCode>COLLEGE CODE</CollegeCode><DepartmentCode>MACS</DepartmentCode><institution>Swansea University</institution><apcterm>Another institution paid the OA fee</apcterm><funders>EPSRC Doctoral Training Centre</funders><projectreference/><lastEdited>2025-07-10T14:58:00.0385837</lastEdited><Created>2021-09-20T20:38:31.8063823</Created><path><level id="1">Faculty of Science and Engineering</level><level id="2">School of Mathematics and Computer Science - Computer Science</level></path><authors><author><firstname>Shane</firstname><surname>Fleming</surname><order>1</order></author><author><firstname>David</firstname><surname>Thomas</surname><order>2</order></author></authors><documents><document><filename>57991__20948__f9772517b7034ae492e4608187454308.pdf</filename><originalFilename>fpt_2018_parallel_fault_injection.pdf</originalFilename><uploaded>2021-09-20T20:52:03.0276058</uploaded><type>Output</type><contentLength>1357387</contentLength><contentType>application/pdf</contentType><version>Accepted Manuscript</version><cronfaStatus>true</cronfaStatus><copyrightCorrect>true</copyrightCorrect><language>eng</language></document></documents><OutputDurs/></rfc1807>
spelling 2025-07-10T14:58:00.0385837 v2 57991 2021-09-20 Injecting FPGA Configuration Faults in Parallel fe23ad3ebacc194b4f4c480fdde55b95 Shane Fleming Shane Fleming true false 2021-09-20 MACS When using SRAM-based FPGA devices in safety critical applications testing against bitflips in the device configuration memory is essential. Often such tests are achieved by corrupting configuration memory bits of a running device, but this has many scalability, reliability, and flexibility challenges. In this paper, we present a framework and a concrete implementation of a parallel fault injection cluster that addresses these challenges. Scalability is addressed by using multiple identical FPGA devices, each testing a different region in parallel. Reliability is addressed by using reconfigurable system-on-chip devices, that are isolated from each other. Flexibility is addressed by using a pending commit structure, that continually checkpoints the overall experiment and allows elastic scaling. We test and showcase our approach by exhaustively flipping every bit in the configuration memory of the CHStone benchmark suite and a VivadoHLS generated k-means clustering image processing application. Our results show that: linear scaling is possible as the number of devices increases; the majority of error inducing bitflips in the k-means application do not significantly impact the output; and that the Xilinx Essential bits tool may miss some bits that can induce errors. Conference Paper/Proceeding/Abstract 2018 International Conference on Field-Programmable Technology (FPT) 198 205 IEEE 978-1-7281-0215-3 978-1-7281-0214-6 Circuit faults, Field programmable gate arrays, Scalability, Reliability, Benchmark testing, Performance evaluation 20 6 2019 2019-06-20 10.1109/fpt.2018.00037 COLLEGE NANME Mathematics and Computer Science School COLLEGE CODE MACS Swansea University Another institution paid the OA fee EPSRC Doctoral Training Centre 2025-07-10T14:58:00.0385837 2021-09-20T20:38:31.8063823 Faculty of Science and Engineering School of Mathematics and Computer Science - Computer Science Shane Fleming 1 David Thomas 2 57991__20948__f9772517b7034ae492e4608187454308.pdf fpt_2018_parallel_fault_injection.pdf 2021-09-20T20:52:03.0276058 Output 1357387 application/pdf Accepted Manuscript true true eng
title Injecting FPGA Configuration Faults in Parallel
spellingShingle Injecting FPGA Configuration Faults in Parallel
Shane Fleming
title_short Injecting FPGA Configuration Faults in Parallel
title_full Injecting FPGA Configuration Faults in Parallel
title_fullStr Injecting FPGA Configuration Faults in Parallel
title_full_unstemmed Injecting FPGA Configuration Faults in Parallel
title_sort Injecting FPGA Configuration Faults in Parallel
author_id_str_mv fe23ad3ebacc194b4f4c480fdde55b95
author_id_fullname_str_mv fe23ad3ebacc194b4f4c480fdde55b95_***_Shane Fleming
author Shane Fleming
author2 Shane Fleming
David Thomas
format Conference Paper/Proceeding/Abstract
container_title 2018 International Conference on Field-Programmable Technology (FPT)
container_start_page 198
publishDate 2019
institution Swansea University
isbn 978-1-7281-0215-3
978-1-7281-0214-6
doi_str_mv 10.1109/fpt.2018.00037
publisher IEEE
college_str Faculty of Science and Engineering
hierarchytype
hierarchy_top_id facultyofscienceandengineering
hierarchy_top_title Faculty of Science and Engineering
hierarchy_parent_id facultyofscienceandengineering
hierarchy_parent_title Faculty of Science and Engineering
department_str School of Mathematics and Computer Science - Computer Science{{{_:::_}}}Faculty of Science and Engineering{{{_:::_}}}School of Mathematics and Computer Science - Computer Science
document_store_str 1
active_str 0
description When using SRAM-based FPGA devices in safety critical applications testing against bitflips in the device configuration memory is essential. Often such tests are achieved by corrupting configuration memory bits of a running device, but this has many scalability, reliability, and flexibility challenges. In this paper, we present a framework and a concrete implementation of a parallel fault injection cluster that addresses these challenges. Scalability is addressed by using multiple identical FPGA devices, each testing a different region in parallel. Reliability is addressed by using reconfigurable system-on-chip devices, that are isolated from each other. Flexibility is addressed by using a pending commit structure, that continually checkpoints the overall experiment and allows elastic scaling. We test and showcase our approach by exhaustively flipping every bit in the configuration memory of the CHStone benchmark suite and a VivadoHLS generated k-means clustering image processing application. Our results show that: linear scaling is possible as the number of devices increases; the majority of error inducing bitflips in the k-means application do not significantly impact the output; and that the Xilinx Essential bits tool may miss some bits that can induce errors.
published_date 2019-06-20T04:53:50Z
_version_ 1851458092706824192
score 11.089572

Similar Items