No Cover Image

Journal article 1708 views 374 downloads

Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters

Zhongfu Zhou

Electric Power Components and Systems, Volume: 46, Issue: 14-15, Pages: 1662 - 10

Swansea University Author: Zhongfu Zhou

Check full text

DOI (Published version): 10.1080/15325008.2018.1511640

Abstract

In this paper, a novel synchronous rotating-frame based phase-locked loop (PLL) for a single-phase PV inverter control system is presented. Detailed PLL mathematical model and the digital implementation for a single-phase PV inverter system are presented. A practical solution for transport delay bas...

Full description

Published in: Electric Power Components and Systems
ISSN: 1532-5016 1532-5008
Published: USA Taylor & Francis 2018
Online Access: Check full text

URI: https://cronfa.swan.ac.uk/Record/cronfa45963
first_indexed 2018-11-18T20:18:33Z
last_indexed 2019-07-29T22:19:38Z
id cronfa45963
recordtype SURis
fullrecord <?xml version="1.0"?><rfc1807><datestamp>2019-07-29T15:14:54.0536315</datestamp><bib-version>v2</bib-version><id>45963</id><entry>2018-11-18</entry><title>Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters</title><swanseaauthors><author><sid>614fc57cde2ee383718d4f4c462b5fba</sid><ORCID></ORCID><firstname>Zhongfu</firstname><surname>Zhou</surname><name>Zhongfu Zhou</name><active>true</active><ethesisStudent>false</ethesisStudent></author></swanseaauthors><date>2018-11-18</date><abstract>In this paper, a novel synchronous rotating-frame based phase-locked loop (PLL) for a single-phase PV inverter control system is presented. Detailed PLL mathematical model and the digital implementation for a single-phase PV inverter system are presented. A practical solution for transport delay based orthogonal signal generation using first-in-first-out (FIFO) circular buffer is also discussed. Details of implementation for a real-time system using digital signal processor were also described. The performance of the developed PLL was experimentally validated on a developed single-phase PV inverter prototype</abstract><type>Journal Article</type><journal>Electric Power Components and Systems</journal><volume>46</volume><journalNumber>14-15</journalNumber><paginationStart>1662</paginationStart><paginationEnd>10</paginationEnd><publisher>Taylor &amp; Francis</publisher><placeOfPublication>USA</placeOfPublication><issnPrint>1532-5016</issnPrint><issnElectronic>1532-5008</issnElectronic><keywords>Single-phase PLL, orthogonal signal generator, PI controller, and single-phase PV inverter</keywords><publishedDay>24</publishedDay><publishedMonth>12</publishedMonth><publishedYear>2018</publishedYear><publishedDate>2018-12-24</publishedDate><doi>10.1080/15325008.2018.1511640</doi><url/><notes/><college>COLLEGE NANME</college><CollegeCode>COLLEGE CODE</CollegeCode><institution>Swansea University</institution><apcterm/><lastEdited>2019-07-29T15:14:54.0536315</lastEdited><Created>2018-11-18T13:23:34.4562245</Created><path><level id="1">Faculty of Science and Engineering</level><level id="2">School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering</level></path><authors><author><firstname>Zhongfu</firstname><surname>Zhou</surname><orcid></orcid><order>1</order></author></authors><documents><document><filename>0045963-22012019161841.pdf</filename><originalFilename>zhou2018v2.pdf</originalFilename><uploaded>2019-01-22T16:18:41.5330000</uploaded><type>Output</type><contentLength>887799</contentLength><contentType>application/pdf</contentType><version>Accepted Manuscript</version><cronfaStatus>true</cronfaStatus><embargoDate>2019-12-24T00:00:00.0000000</embargoDate><copyrightCorrect>true</copyrightCorrect><language>eng</language></document></documents><OutputDurs/></rfc1807>
spelling 2019-07-29T15:14:54.0536315 v2 45963 2018-11-18 Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters 614fc57cde2ee383718d4f4c462b5fba Zhongfu Zhou Zhongfu Zhou true false 2018-11-18 In this paper, a novel synchronous rotating-frame based phase-locked loop (PLL) for a single-phase PV inverter control system is presented. Detailed PLL mathematical model and the digital implementation for a single-phase PV inverter system are presented. A practical solution for transport delay based orthogonal signal generation using first-in-first-out (FIFO) circular buffer is also discussed. Details of implementation for a real-time system using digital signal processor were also described. The performance of the developed PLL was experimentally validated on a developed single-phase PV inverter prototype Journal Article Electric Power Components and Systems 46 14-15 1662 10 Taylor & Francis USA 1532-5016 1532-5008 Single-phase PLL, orthogonal signal generator, PI controller, and single-phase PV inverter 24 12 2018 2018-12-24 10.1080/15325008.2018.1511640 COLLEGE NANME COLLEGE CODE Swansea University 2019-07-29T15:14:54.0536315 2018-11-18T13:23:34.4562245 Faculty of Science and Engineering School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering Zhongfu Zhou 1 0045963-22012019161841.pdf zhou2018v2.pdf 2019-01-22T16:18:41.5330000 Output 887799 application/pdf Accepted Manuscript true 2019-12-24T00:00:00.0000000 true eng
title Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
spellingShingle Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
Zhongfu Zhou
title_short Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
title_full Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
title_fullStr Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
title_full_unstemmed Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
title_sort Design and Implementation of Digital Phase Locked Loop for Single-Phase Grid-Tied PV Inverters
author_id_str_mv 614fc57cde2ee383718d4f4c462b5fba
author_id_fullname_str_mv 614fc57cde2ee383718d4f4c462b5fba_***_Zhongfu Zhou
author Zhongfu Zhou
author2 Zhongfu Zhou
format Journal article
container_title Electric Power Components and Systems
container_volume 46
container_issue 14-15
container_start_page 1662
publishDate 2018
institution Swansea University
issn 1532-5016
1532-5008
doi_str_mv 10.1080/15325008.2018.1511640
publisher Taylor & Francis
college_str Faculty of Science and Engineering
hierarchytype
hierarchy_top_id facultyofscienceandengineering
hierarchy_top_title Faculty of Science and Engineering
hierarchy_parent_id facultyofscienceandengineering
hierarchy_parent_title Faculty of Science and Engineering
department_str School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering{{{_:::_}}}Faculty of Science and Engineering{{{_:::_}}}School of Aerospace, Civil, Electrical, General and Mechanical Engineering - Electronic and Electrical Engineering
document_store_str 1
active_str 0
description In this paper, a novel synchronous rotating-frame based phase-locked loop (PLL) for a single-phase PV inverter control system is presented. Detailed PLL mathematical model and the digital implementation for a single-phase PV inverter system are presented. A practical solution for transport delay based orthogonal signal generation using first-in-first-out (FIFO) circular buffer is also discussed. Details of implementation for a real-time system using digital signal processor were also described. The performance of the developed PLL was experimentally validated on a developed single-phase PV inverter prototype
published_date 2018-12-24T04:28:30Z
_version_ 1851637692149792768
score 11.090009

Similar Items